


The diagram illustrates a video signal processing system. At the top, a vertical scanning circuit (21) provides control signals $\Phi RS1$, $\Phi SE1$, $\Phi RS2$, $\Phi SE2$, ..., ΦRSn , and ΦSEn to a grid of pixel processing blocks. Each block, labeled $Pix(i,j)$ (e.g., $Pix(1,1)$, $Pix(2,1)$, ..., $Pix(m,1)$, $Pix(1,2)$, $Pix(2,2)$, ..., $Pix(m,2)$, ..., $Pix(1,n)$, $Pix(2,n)$, ..., $Pix(m,n)$), contains a transistor circuit with components labeled 1, 2, 3, and 4. A common input line (23) is connected to the top of these blocks. Below the grid, a horizontal scanning circuit (22) provides signals ΦT , $\Phi H1$, $\Phi H2$, ..., ΦHm . These signals are connected to a series of transistors (5, 6, 8, 11) and capacitors (7, 10). The output of the horizontal scanning circuit is connected to a buffer (25) and a final output node (26). A dashed box (7) indicates a specific internal circuit structure.


2 / 1 3

FIG. 2 PRIOR ART




3 / 1 3

FIG. 3 PRIOR ART



4 / 1 3

FIG. 4








FIG. 6



7 / 1 3

FIG. 7



8 / 1 3

FIG. 8






FIG. 9




9 / 13

FIG. 10




10 / 13

FIG. 11




1 1 / 1 3

FIG. 12



1 2 / 1 3

FIG. 13



1 3 / 1 3

FIG. 14




FIG. 15

